DHBTs, 174 GHz amplifiers, and 150 GHz static frequency dividers. To compete with 100 nm SiGe processes, InP must be similarly scaled, and high profess yields are imperative. We describe several process modules in development, including emitter regrowth, emitter-base dielectric sidewall processes, and P collector pedestal implant process.
INTRODUCTTON
Despite formidable progress in CMOS, bipolar transistors are competitive due to the larger breakdown voltages obtainable and the larger lithographic feature sizes required for a transistor of a specified bandwidth. 
2M
nFor logic and mixed-signal ICs, low C,,AV, 11, and C,AVL 11, charging times are critical, necessitating very high current density, minimal excess collector junction area, and very low emitter access resistance. Transit delay plays a smaller role; at a given scaling generation, an HBT can be designed for highest feasible f, while sacrificing both f , . and logic speed. Such transistors, regularly reported in the literature, have limited value.
SCALING: LAWS, LIMITATIONS, & ROADMAPS
Consider scaling laws'. For a 2: I speed increase in all circuits, all device capacitances and transit delays must be reduced 2:l while maintaining consfant I,, g, , and all parasitic resistances. This is accomplished by thinning the collector depletion layer 2 1 , thinning the base f i : I , reducing the emitter and collector junction areas 41 and widths -4:l, reducing the emitter resistance per unit area 4: I, and increasing the current density 4 1. Tbinning the collector 2 I increases the collector capacitance per unit area 2:l but increases the Kirk-effect-limited current density 41; C, /leis thus reduced 2 1 . If the base Ohmic contacts lie above the collector junction, their width must be reduced 2:1, necessitating a 4 1 reduction in contact resistivity; if the contacts do not lie above the junction. their resistivity can remain unscaled.
Emitter and base contact resistivity, thermal resistance. and fabrication yield are the key barriers to scaling. Typically the collector-base junction lies below the full width of the base contact, hence narrow collector junctions demand narrow base contacts. This demands low base contact resistance (-15S2-,un2), low base metal sheet resistance, and tight alignment tolerances or self-aligned processes. Emitter contact resistivity is critical, as very low values (-5 R-,unz) are required for 200 GHz clock speed. Current density must be very high (10.15 mA/,un') hence thermal resistance also must be low', < 5 K . ,una I m W . Indeed, because current density increases in proportion to the bandwidth squared, ~ maximum reliable power density JEVCE is a more breakdown voltage Vb,-. 
TRANSISTOR & IC RESULTS FOR MESA HBTS
UCSBs Mesa DHBTs' at -500 nm emitter width ( fig.  1) obtain 390 GHz f , and 500 f,, , Cc8 /Ic = 0.51 psN, and Vb,-> 5 V; with these we have demonstrated 142
GHz static dividers. Similar static dividers fabricated at GCS operated at >150 GHz'. Fig. 5 shows a 172 GHz amplifier in a similar process.
ADVANCED INP HBT FABRICATTON PROCESSES
Such mesa HBTs suffer limited yield from the selfaligned emitter-base etchniftoff process. Further, doubling circuit speed requires -5R-pn' emitter contacts and narrow 200 nm base contacts. Dielectric sidewall spacer processes' ( fig. 6, 7) eliminate the need for a self-aligned base emitter undercut process. Eliminating Liftoff not only eliminates short-circuits associated with liftoff failures but also allows a very thin emitter semiconductor for minimal etch undercut '. Such processes give high yield at 250 nm emitter width, ahd allow -300 GHz f, and f -, andC, l I c < 0.55 psN.
Dielectric sidewall processes address neither base nor emitter contact resistivity scaling limits. Closely following the SiGe device structure, we have developed an HBT process flow in which a low-resistivity polycrystalline InAs regrowth' ( fig. 5 ) forms a T-shaped emitter whose Ohmic contact is much larger than the emitter junction for reduced Ry. Such reduction of emitter resistance through an increased contact/junction area ratio is an alternative to materials engineering for reduced emitter access resistance. Recall that -5 R -pn* emitter resistivity is targeted for 260 GHz clock rate, a resistivity -2: 1 better than the best results thus far obtained in our laboratory. The emitter regrowth process also permits an extrinsic base region of >10201cm' doping and -LOO nm thickness for reduced R, . Selfaligned refractory base Ohmic contacts lie under the extrinsic emitter regions. We have demonstrated 280 GHz f,in such processes (figs. 8, 9, 10). Presently, device performance is limited by both difficulties in emitter regrowth over the edges of the emitter etch window, and by partial passivation of the base doping by hydrogen associated with the PECVD Si,N, passivation. The fabrication process is now being substantially revised.
At the 300 nm (emitter width) scaling generation, a significant challenge is maintaining an acceptably small collectorlemitter junction area ratio. While the base contact transfer length is 200 nm for 20 R-pn' contacts to a 500 Rlsquare base, base contacts present challenges in process design for high yield and in base contact metal sheet resistance. Again, closely following SiGe, an implanted N+ collector pedestal ' (fig. 11 ) reduces the capacitance under the base contacts, permining somewhat higher contact resistivities and wider contacts at a given level of device performance. The pedestal also substantially reduces the C,, associated with the base pad area. Pedestals can be used with mesa, dielectric-sidewall, or regrown emitterbase junctions. With pedestal implants, we observe (figs. 12, 13) both significantly reduced C, and moderately increased breakdown (5 V for a 100-nm-thick collector). The latter effect is due to the buried-junction device, surface breakdown in InP DHBTs being reduced by the -10" /cm'(N-type) surface state density typical of illpassivated InP surfaces. Frequency (GHr) Figure. 1 0 Regrown emitter HBT RF performance. 
